## DUAL 4-INPUT MULTIPLEXER

The LSTTL/MSI SN54/74LS153 is a very high speed Dual 4-Input Multiplexer with common select inputs and individual enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the true (non-inverted) form. In addition to multiplexer operation, the LS153 can generate any two functions of three variables. The LS153 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- Multifunction Capability
- Non-Inverting Outputs
- Separate Enable for Each Multiplexer
- Input Clamp Diodes Limit High Speed Termination Effects
CONNECTION DIAGRAM DIP (TOP VIEW)

NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.
PIN NAMES

| S $_{0}$ | Common Select Input |
| :--- | :--- |
| E | Enable (Active LOW) Input |
| $\mathrm{I}_{0}, \mathrm{I}_{1}$ | Multiplexer Inputs |
| Z | Multiplexer Output (Note b) |


| LOADING (Note a) |  |
| :---: | ---: |
| HIGH | LOW |
| 0.5 U.L. | 0.25 U.L. |
| 0.5 U.L. | 0.25 U.L. |
| 0.5 U.L. | 0.25 U.L. |
| 10 U.L. | 5 (2.5) U.L. |

NOTES:
a) 1 TTL Unit Load (U.L.) $=40 \mu \mathrm{~A}$ HIGH $/ 1.6 \mathrm{~mA}$ LOW.
b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

## LOGIC DIAGRAM



## SN54/74LS153

DUAL 4-INPUT MULTIPLEXER

## LOW POWER SCHOTTKY



## FUNCTIONAL DESCRIPTION

The LS153 is a Dual 4-input Multiplexer fabricated with Low Power, Schottky barrier diode process for high speed. It can select two bits of data from up to four sources under the control of the common Select Inputs ( $\mathrm{S}_{0}, \mathrm{~S}_{1}$ ). The two 4 -input multiplexer circuits have individual active LOW Enables ( $\mathrm{E}_{\mathrm{a}}, \mathrm{E}_{\mathrm{b}}$ ) which can be used to strobe the outputs independently. When the Enables ( $\mathrm{E}_{\mathrm{a}}, \mathrm{E}_{\mathrm{b}}$ ) are HIGH, the corresponding outputs ( $\mathrm{Z}_{\mathrm{a}}$, $Z_{b}$ ) are forced LOW.

The LS153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select Inputs. The logic equations for the outputs are shown below.

$$
\begin{aligned}
& \mathrm{Z}_{\mathrm{a}}=\overline{\mathrm{E}}_{\mathrm{a}} \cdot\left(\mathrm{I}_{0 \mathrm{a}} \cdot \overline{\mathrm{~S}}_{1} \cdot \underset{\mathrm{~S}_{0}+\mathrm{I}_{1 \mathrm{a}} \cdot \overline{\mathrm{~S}}_{1} \cdot \mathrm{~S}_{0}+\mathrm{I}_{2 \mathrm{a}} \cdot \mathrm{~S}_{1} \cdot \overline{\mathrm{~S}}_{0}+}{\left.\mathrm{I}_{3 \mathrm{a}} \cdot \mathrm{~S}_{1} \cdot \mathrm{~S}_{0}\right)}\right. \\
& \mathrm{Z}_{\mathrm{b}}=\overline{\mathrm{E}}_{\mathrm{b}} \cdot\left(\mathrm{I}_{0 \mathrm{~b}} \cdot \overline{\mathrm{~S}}_{1} \cdot \overline{\mathrm{~S}}_{0}+\mathrm{I}_{1 \mathrm{~b}} \cdot \overline{\mathrm{~S}}_{1} \cdot \mathrm{~S}_{0}+\mathrm{I}_{2 \mathrm{~b}} \cdot \mathrm{~S}_{1} \cdot \overline{\mathrm{~S}}_{0}+\right. \\
& \left.\mathrm{I}_{3 \mathrm{~b}} \cdot \mathrm{~S}_{1} \cdot \mathrm{~S}_{0}\right)
\end{aligned}
$$

The LS153 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select Inputs. A less obvious application is a function generator. The LS153 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

TRUTH TABLE

| SELECT INPUTS |  | INPUTS (a or b) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| O OUTPUT |  |  |  |  |  |  |  |
| $\mathrm{S}_{\mathbf{0}}$ | $\mathrm{S}_{\mathbf{1}}$ | E | $\mathrm{I}_{\mathbf{0}}$ | $\mathrm{I}_{\mathbf{1}}$ | $\mathrm{I}_{\mathbf{2}}$ | $\mathrm{I}_{\mathbf{3}}$ | Z |
| X | X | H | X | X | X | X | L |
| L | L | L | L | X | X | X | L |
| L | L | L | H | X | X | X | H |
| H | L | L | X | L | X | X | L |
| H | L | L | X | H | X | X | H |
| L | H | L | X | X | L | X | L |
| L | H | L | X | X | H | X | H |
| H | H | L | X | X | X | L | L |
| H | H | L | X | X | X | H | H |

$\mathrm{H}=$ HIGH Voltage Level
$\mathrm{L}=$ LOW Voltage Level
$\mathrm{X}=$ Don't Care

GUARANTEED OPERATING RANGES

| Symbol | Parameter |  | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 54 | 4.5 | 5.0 | 5.5 | V |
|  |  | 74 | 4.75 | 5.0 | 5.25 |  |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Ambient Temperature Range | 54 | -55 | 25 | 125 | ${ }^{\circ} \mathrm{C}$ |
|  |  | 74 | 0 | 25 | 70 |  |
| $\mathrm{I}_{\mathrm{OH}}$ | Output Current - High | 54,74 |  |  | -0.4 | mA |
| IOL | Output Current - Low | 54 |  |  | 4.0 | mA |
|  |  | 74 |  |  | 8.0 |  |

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| Symbol | Parameter |  | Limits |  |  | Unit | Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed In All Inputs | HIGH Voltage for |
| VIL | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage for All Inputs |  |
|  |  | 74 |  |  | 0.8 |  |  |  |
| $\mathrm{V}_{\text {IK }}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{IIN}$ | $-18 \mathrm{~mA}$ |
| VOH | Output HIGH Voltage | 54 | 2.5 | 3.5 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{IOH}_{\mathrm{O}}=\mathrm{MAX}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ or $V_{\text {IL }}$ per Truth Table |  |
|  |  | 74 | 2.7 | 3.5 |  | V |  |  |
| VOL | Output LOW Voltage | 54, 74 |  | 0.25 | 0.4 | V | $\mathrm{IOL}=4.0 \mathrm{~mA}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}} \mathrm{MIN}, \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IL or }} \mathrm{V}_{\text {IH }} \\ & \text { per Truth Table } \end{aligned}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  |
| ${ }_{\text {IH }}$ | Input HIGH Current |  |  |  | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}$ | $=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}$ | 7.0 V |
| IIL | Input LOW Current |  |  |  | -0.4 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}$ | $=0.4 \mathrm{~V}$ |
| IOS | Short Circuit Current (Note 1) |  | -20 |  | -100 | mA | $V_{C C}=$ MAX |  |
| ICC | Power Supply Current |  |  |  | 10 | mA | $V_{C C}=$ MAX |  |

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |  |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay Data to Output |  | $\begin{aligned} & 10 \\ & 17 \end{aligned}$ | $\begin{aligned} & 15 \\ & 26 \end{aligned}$ | ns | Figure 2 | $\begin{gathered} V_{C C}=5.0 \mathrm{~V} \\ C_{L}=15 \mathrm{pF} \end{gathered}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay Select to Output |  | $\begin{aligned} & 19 \\ & 25 \end{aligned}$ | $\begin{aligned} & 29 \\ & 38 \end{aligned}$ | ns | Figure 1 |  |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay <br> Enable to Output |  | $\begin{aligned} & 16 \\ & 21 \end{aligned}$ | $\begin{aligned} & 24 \\ & 32 \end{aligned}$ | ns | Figure 2 |  |

AC WAVEFORMS


Figure 1


Figure 2

