

Synchronous Presettable 4-Bit Counter

TC74HC160 Decade, Asynchronous Clear

TC74HC161 Binary, Asynchronous Clear

TC74HC162 Decade, Synchronous Clear

TC74HC163 Binary, Synchronous Clear

The TC74HC160A, 161A, 162A and 163A are high speed CMOS SYNCHRONOUS PRESETTABLE COUNTERs fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The 74HC160A/162A are BCD decade counters and the TC74HC161A/163A are 4 bit binary counters.

The CLOCK input is active on the rising edge. Both LOAD and CLEAR inputs are active on low logic level.

Presetting of all four IC's is synchronous to the rising edge of CLOCK.


The clear function of the TC74HC162A/163A is synchronous to CLOCK, while the TC74HC160A/161A are cleared asynchronously.

Two enable inputs (ENP and ENT) and CARRY OUTPUT are provided to enable easy cascading of counters, which facilitates easy implementation of n-bit counters without using external gates.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


Features

- High Speed: $t_{MAX} = 63\text{MHz}(\text{Typ.})$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation: $I_{CC} = 4\mu\text{A}(\text{Max.})$ at $T_a = 25^\circ\text{C}$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\%V_{CC}(\text{Min.})$
- Output Drive Capability: 10 LSTTL Loads
- Symmetrical Output Impedance: $|I_{OH}| = I_{OL} = 4\text{mA}(\text{Min.})$
- Balanced Propagation Delays: $t_{PLH} = t_{PHL}$
- Wide Operating Voltage Range: $V_{CC}(\text{opr}) = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS160 ~ 163



(TOP VIEW)

Pin Assignment



Truth Table


TC74HC160A/161A					TC74HC162A/163A					Outputs				Function	
Inputs					Inputs										
CLR	LD	ENP	ENT	CK	CLR	LD	ENP	ENT	CK	Q _A	Q _B	Q _C	Q _D		
L	X	X	X	X	L	X	X	X	—	L	L	L	L	Reset To "0"	
H	L	X	X	—	H	L	X	X	—	A	B	C	D	PRESET Data	
H	H	X	L	—	H	H	X	L	—	No Change				No Count	
H	H	L	L	—	H	H	L	X	—	No Change				No Count	
H	H	H	H	—	H	H	H	H	—	Count Up				Count	
H	X	X	X	—	X	X	X	X	—	No Change				No Count	

X: Don't Care


A, B, C, D: Logic Level of Data Inputs

Carry: CARRY = ENT•Q_A•Q_B•Q_C•Q_D(TC74HC160A/162A)


CARRY = ENT•Q_A•Q_B•Q_C•Q_D(TC74HC161A/163A)



Timing Chart (TC74HC160A/162A: Decade Counter)



Timing Chart (TCHC161A/163A: Binary Counter)




Logic Diagram

Truth Table of Internal F/F

TC74HC160A					TC74HC162A				
D	CK	R	Q	\bar{Q}	D	CK	R	Q	\bar{Q}
X	X	L	L	H	X	\textmu	L	L	H
L	\textmu	H	L	H	L	\textmu	H	L	H
H	\textmu	H	H	L	H	\textmu	H	H	L
X	\textmu	H	NO CHANGE		L	\textmu	H	No Change	

X: Don't Care



Logic Diagram

Truth Table of Internal F/F

TC74HC161A					TC74HC163A				
D	CK	R	Q	\bar{Q}	D	CK	R	Q	\bar{Q}
X	X	L	L	H	X	\textmu	L	L	H
L	\textmu	H	L	H	L	\textmu	H	L	H
H	\textmu	H	H	L	H	\textmu	H	H	L
X	\textmu	H	NO CHANGE		L	\textmu	H	No Change	

X: Don't Care

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage Range	V _{CC}	-0.5 ~ 7	V
DC Input Voltage	V _{IN}	-0.5 ~ V _{CC} + 0.5	V
DC Output Voltage	V _{OUT}	-0.5 ~ V _{CC} + 0.5	V
Input Diode Current	I _{IK}	±20	mA
Output Diode Current	I _{OK}	±20	mA
DC Output Current	I _{OUT}	±25	mA
DC V _{CC} /Ground Current	I _{CC}	±50	mA
Power Dissipation	P _D	500(DIP)*/180(MFP)	mW
Storage Temperature	T _{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T _L	300	°C

*500mW in the range of Ta = -40°C ~ 65°C. From Ta = 65°C to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

Recommended Operating Conditions

Parameter	Symbol	Value	Unit
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 1000(V _{CC} = 2.0V) 0 ~ 500(V _{CC} = 4.5V) 0 ~ 400(V _{CC} = 6.0V)	ns

DC Electrical Characteristics

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C		Unit
			V _{CC}	Min.	Typ.	Max.	Min.	
High-Level Input Voltage	V _{IH}	-	2.0	1.7	—	—	1.7	V
			4.5	3.6	—	—	3.6	
			6.0	4.8	—	—	4.8	
Low-Level Input Voltage	V _{IL}	-	2.0	—	—	0.3	—	V
			4.5	—	—	0.9	—	
			6.0	—	—	1.2	—	
High-Level Output Voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -20μA	2.0	1.8	2.0	—	V
				4.5	4.0	4.5	—	
				6.0	5.5	5.9	—	
			I _{OH} = -4 mA I _{OH} = -5.2mA	4.5	4.18	4.31	—	
Low-Level Output Voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 20μA	6.0	5.68	5.80	—	V
				2.0	—	0.0	0.2	
				4.5	—	0.0	0.5	
				6.0	—	0.1	0.5	
Input Leakage Current	I _{IN}	V _{IN} = V _{CC} or GND	I _{OL} = 4 mA I _{OL} = 5.2mA	4.5	—	0.17	0.26	μA
				6.0	—	0.18	0.26	
Quiescent Supply Current	I _{CC}	V _{IN} = V _{CC} or GND		6.0	—	—	4.0	40.0

Timing Requirements (Input $t_i = t_r = 6\text{ns}$)

Parameter	Symbol	Test Condition	V_{CC}	$T_a = 25^\circ\text{C}$		Unit
				Typ.	Limit	
Minimum Pulse Width (CLOCK)	$t_{W(L)}$ $t_{W(H)}$	Fig. 1	2.0	—	75	ns
			4.5	—	15	
			6.0	—	13	
Minimum Pulse Width (CLEAR)*	$t_{W(L)}$	Fig. 4	2.0	—	75	ns
			4.5	—	15	
			6.0	—	13	
Minimum Setup Time (LOAD, ENP, ENT)	t_s	Fig. 4	2.0	—	100	ns
			4.5	—	20	
			6.0	—	17	
Minimum Setup Time (A, B, C, D)	t_s	Fig. 2	2.0	—	75	ns
			4.5	—	15	
			6.0	—	13	
Minimum Set-up Time (CLEAR)**	t_s	Fig. 5	2.0	—	75	ns
			4.5	—	15	
			6.0	—	13	
Minimum Hold Time	t_h	Fig 2, 3, 5	2.0	—	0	ns
			4.5	—	0	
			6.0	—	0	
Minimum Removal Time (CLEAR)*	t_{rem}	Fig 4	2.0	—	50	ns
			4.5	—	10	
			6.0	—	9	
Clock Frequency	f	—	2.0	—	6	MHz
			4.5	—	31	
			6.0	—	36	

AC Electrical Characteristics ($C_L = 15\text{pF}$, $V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$, Input $t_i = t_r = 6\text{ns}$)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Output Transition Time	t_{TLH} t_{THL}	Fig. 1	—	4	8	ns
Propagation Delay Time (CLOCK-Q)	t_{PLH} t_{PHL}		—	13	21	
Propagation Delay Time (CLOCK-CARRY) (Count Mode)	t_{PLH} t_{PHL}		—	16	26	
Propagation Delay Time (CLOCK-CARRY) (Preset Mode)	t_{PLH} t_{PHL}	Fig. 2	—	18	30	ns
			—	20	35	
Propagation Delay Time (ENT-CARRY)	t_{PLH} t_{PHL}	Fig. 6	—	10	17	
Propagation Delay Time (CLEAR-Q)*	t_{PHL}	Fig. 4	—	17	26	
Propagation Delay Time (CLEAR-CARRY)*	t_{PHL}	Fig. 4	—	20	35	
Maximum Clock Frequency	f_{MAX}	—	36	63	—	MHz

*: for TC74HC160A/161A only

**: for TC74HC162A/163A only

AC Electrical Characteristics (C_L = 50pF, Input t_l = t_h = 6ns)

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C		Unit
			V _{CC}	Min.	Typ.	Max.	Min.	
Output Transition Time	t _{TLH}	–	2.0	–	25	75	–	95
	t _{THL}		4.5	–	7	15	–	19
	6.0		–	6	13	–	16	
Propagation Delay Time (CLOCK-Q)	t _{OLH}	Fig. 1	2.0	–	48	125	–	155
	t _{OHL}		4.5	–	16	25	–	31
	6.0		–	14	21	–	26	
Propagation Delay Time (CLOCK-CARRY) (Count Mode)	t _{PLH}	Fig. 1	2.0	–	57	150	–	190
	t _{PHL}		4.5	–	19	30	–	38
	6.0		–	16	26	–	33	
Propagation Delay Time (CLOCK-CARRY) (Preset Mode)	t _{PLH}	Fig. 2	2.0	–	66	175	–	220
	t _{PHL}		4.5	–	22	35	–	44
	6.0		–	19	30	–	37	
	t _{PLH}		2.0	–	72	200	–	250
	t _{PHL}		4.5	–	24	40	–	50
	6.0		–	20	34	–	43	
Propagation Delay Time (ENT-CARRY)	t _{PLH}	Fig. 6	2.0	–	39	100	–	125
	t _{PHL}		4.5	–	13	20	–	25
	6.0		–	11	17	–	21	
Propagation Delay Time (CLEAR-Q)	t _{OHL}	Fig. 4	2.0	–	60	150	–	190
	t _{OHL}		4.5	–	20	30	–	38
	6.0		–	17	26	–	33	
Propagation Delay Time (CLEAR-CARRY)	t _{OHL}	Fig. 4	2.0	–	72	200	–	250
	t _{OHL}		4.5	–	24	40	–	50
	6.0		–	20	34	–	43	
Maximum Clock Frequency	f _{MAX}	–	2.0	6	18	–	5	–
			4.5	31	53	–	25	–
			6.0	36	62	–	29	–
Input Capacitance	C _{IN}	–	–	–	5	10	–	10
Power Dissipation Capacitance	C _{PD(1)}	(1)	–	–	34	–	–	–

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
Average operating current can be obtained by the equation:

$$I_{CC(\text{opr})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

When the outputs drive a capacitive load, total current consumption is the sum of CPD, and ICC which is obtained from the following formula:

In case of TC74HC160A/162A:

$$\Delta I_{CC} = f_{CK} \cdot V_{CC} (C_{QA} + C_{QB} + C_{QC} + C_{QD} + C_{CO})$$

$$2 \quad 5 \quad 10 \quad 10 \quad 10$$

In case of TC74HC161A/163A:

$$\Delta I_{CC} = f_{CK} \cdot V_{CC} (C_{QA} + C_{QB} + C_{QC} + C_{QD} + C_{CO})$$







$$2 \quad 4 \quad 8 \quad 16 \quad 16$$

C_{QA} ~ C_{QD} and C_{CO} are the capacitances at QA ~ QD and CARRY OUT, respectively.


f_{CK} is the input frequency of the CLOCK

(2) * for TC74HC160A/161A only

** for TC74HC162/163A only

**Switching Characteristics Test Waveform**

PARALLEL CARRY N-BIT COUNTER



Typical Application