

M74HC76P

DUAL J-K FLIP-FLOP WITH SET AND RESET

DESCRIPTION

The M74HC76 is a semiconductor integrated circuit consisting of two negative-edge triggered J-K flip flops with independent control inputs.

FEATURES

- High-speed: (clock frequency) 50MHz typ. ($C_L=15\text{pF}$, $V_{CC}=5\text{V}$)
- Low power dissipation: $10\mu\text{W}/\text{package}$ (max) ($V_{CC}=5\text{V}$, $T_a=25^\circ\text{C}$, quiescent state)
- High noise margin: 30% of V_{CC} , min ($V_{CC}=4.5\text{V}$, 6V)
- Capable of driving 10 LSTTL loads
- Wide operating voltage range: $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range: $T_a=-40\sim +85^\circ\text{C}$

APPLICATION


General purpose, for use in industrial and consumer digital equipment.

FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC76 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS76.

The M74HC76 contains two edge-triggered J-K flip flops, each circuit with independent clock input $\overline{\text{CK}}$, direct set input S_D and direct reset input \overline{R}_D , and both inputs J and K. When CK changes from high-level to low-level, the signal just previously input at J and K appear at outputs Q and \overline{Q} in accordance with the function table given. Use of S_D and \overline{R}_D permits direct R-S flip flop operation. When S_D and \overline{R}_D

PIN CONFIGURATION (TOP VIEW)




Outline 16P4

are low, Q and \overline{Q} will both become high but when S_D and \overline{R}_D simultaneously become high, the condition of Q and \overline{Q} cannot be predetermined. When used as a J-K flip flop, S_D and \overline{R}_D should be maintained at high-level.

A unit, the M74HC112, having the same functions and electrical characteristics as the M74HC76 is also available. This offers easy mounting with pin 8 and 16 being GND and V_{CC} respectively.

LOGIC DIAGRAM (EACH FLIP FLOP)



DUAL J-K FLIP-FLOP WITH SET AND RESET

FUNCTION TABLE (Note 1)

| | | Inputs | | | Outputs | |
|------------------|------------------|--------|---|---|---------|------------------|
| $\overline{S_D}$ | $\overline{R_D}$ | CK | J | K | Q | \overline{Q} |
| L | H | X | X | X | H | L |
| H | L | X | X | X | L | H |
| L | L | X | X | X | H* | H* |
| H | H | ↓ | L | L | Q^0 | \overline{Q}^0 |
| H | H | ↓ | L | H | L | H |
| H | H | ↓ | H | L | H | L |
| H | H | ↓ | H | H | Toggle | |
| H | H | L | X | X | Q^0 | \overline{Q}^0 |
| H | H | H | X | X | Q^0 | \overline{Q}^0 |
| H | H | ↑ | X | X | Q^0 | \overline{Q}^0 |

Note 1 : ↑ : Change from low to high level
 ↓ : Change from high to low level
 X : Irrelevant
 Q^0 : Output state Q before clock input changed.
 \overline{Q}^0 : Output state \overline{Q} before clock input changed.
 Toggle : Inverted state before clock input changed.
 * : When $\overline{S_D}$ and $\overline{R_D}$ are low, Q and \overline{Q} will become both high-level but when $\overline{S_D}$ and $\overline{R_D}$ simultaneously become high, the condition of Q and \overline{Q} cannot be predetermined.

ABSOLUTE MAXIMUM RATINGS ($T_a = -40 \sim +85^\circ\text{C}$)

| Symbol | Parameter | Conditions | Ratings | Unit |
|----------|--------------------------------|----------------|-----------------------|------|
| V_{CC} | Supply voltage | | -0.5 ~ +7.0 | V |
| V_I | Input voltage | | -0.5 ~ $V_{CC} + 0.5$ | V |
| V_O | Output voltage | | -0.5 ~ $V_{CC} + 0.5$ | V |
| I_{IK} | Input protection diode current | $V_I < 0V$ | -20 | mA |
| | | $V_I > V_{CC}$ | 20 | |
| I_{OK} | Output parasitic diode current | $V_O < 0V$ | -20 | mA |
| | | $V_O > V_{CC}$ | 20 | |
| I_O | Output current, per output pin | | ±25 | mA |
| I_{CC} | Supply/GND current | V_{CC}, GND | ±50 | mA |
| P_d | Power dissipation | | 500 | mW |
| Tstg | Storage temperature range | | -65 ~ +150 | °C |

DUAL J-K FLIP-FLOP WITH SET AND RESET

RECOMMENDED OPERATING CONDITIONS ($T_a = -40 \sim +85^\circ\text{C}$)

| Symbol | Parameter | Limits | | | Unit |
|------------|-----------------------------|------------------------|-----|----------|------|
| | | Min | Typ | Max | |
| V_{CC} | Supply voltage | 2 | | 6 | V |
| V_I | Input voltage | 0 | | V_{CC} | V |
| V_O | Output voltage | 0 | | V_{CC} | V |
| T_{Opr} | Operating temperature range | -40 | | +85 | °C |
| t_r, t_f | Input risetime, falltime | $V_{CC} = 2.0\text{V}$ | 0 | 1000 | ns |
| | | $V_{CC} = 4.5\text{V}$ | 0 | 500 | |
| | | $V_{CC} = 6.0\text{V}$ | 0 | 400 | |

ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Test conditions | $V_{CC}(\text{V})$ | Limits | | | | Unit | | | | |
|----------|---------------------------|--|---------------------------|--------|------|-----------|---------------|------|-----|------|--|------|
| | | | | 25°C | | -40~+85°C | | | | | | |
| | | | | Min | Typ | Max | Min | | Max | | | |
| V_{IH} | High-level input voltage | $V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $I_O = 20\mu\text{A}$ | 2.0 | | | | | V | | | | |
| | | | 4.5 | 3.15 | | 3.15 | | | | | | |
| | | | 6.0 | 4.2 | | 4.2 | | | | | | |
| V_{IL} | Low-level input voltage | $V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $I_O = 20\mu\text{A}$ | 2.0 | | 0.5 | | 0.5 | V | | | | |
| | | | 4.5 | | 1.35 | | 1.35 | | | | | |
| | | | 6.0 | | 1.8 | | 1.8 | | | | | |
| V_{OH} | High-level output voltage | $V_I = V_{IH}, V_{IL}$ | $I_{OH} = -20\mu\text{A}$ | 2.0 | 1.9 | | 1.9 | V | | | | |
| | | | | 4.5 | 4.4 | | 4.4 | | | | | |
| | | | | 6.0 | 5.9 | | 5.9 | | | | | |
| | | | | 4.5 | 4.18 | | 4.13 | | | | | |
| | | | | | | | | | 6.0 | 5.68 | | 5.63 |
| V_{OL} | Low-level output voltage | $V_I = V_{IH}, V_{IL}$ | $I_{OL} = 20\mu\text{A}$ | 2.0 | | 0.1 | 0.1 | V | | | | |
| | | | | 4.5 | | 0.1 | 0.1 | | | | | |
| | | | | 6.0 | | 0.1 | 0.1 | | | | | |
| | | | | 4.5 | 0.26 | | 0.33 | | | | | |
| | | | | | | | | | 6.0 | 0.26 | | 0.33 |
| | | | | | | | | | 6.0 | | | |
| I_{IH} | High-level input current | $V_I = 5\text{V}$ | 6.0 | | 0.1 | 1.0 | μA | | | | | |
| I_{IL} | Low-level input current | $V_I = 0\text{V}$ | 6.0 | | -0.1 | -1.0 | μA | | | | | |
| I_{CC} | Quiescent supply current | $V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$ | 6.0 | | 2.0 | 20.0 | μA | | | | | |

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{V}, T_a = 25^\circ\text{C}$)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|-----------|--|------------------------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| f_{max} | Maximum clock frequency | | 30 | | | MHz |
| t_{TLH} | Low-level to high-level and high-level to low-level output transition time | | | | 10 | ns |
| t_{THL} | | | | | 10 | |
| t_{PLH} | Low-level to high-level and high-level to low-level output propagation time (CK - Q, \bar{Q}) | $C_L = 15\text{pF}$ (Note 3) | | | 26 | ns |
| t_{PHL} | | | | | 26 | |
| t_{PLH} | Low-level to high-level and high-level to low-level output propagation time (R_D - Q, \bar{Q}) | | | | 33 | ns |
| t_{PHL} | | | | | 33 | |
| t_{PLH} | Low-level to high-level and high-level to low-level output propagation time (S_D - Q, \bar{Q}) | | | | 33 | ns |
| t_{PHL} | | | | | 33 | |

DUAL J-K FLIP-FLOP WITH SET AND RESET

SWITCHING CHARACTERISTICS ($V_{CC} = 2\sim 6V$, $T_A = -40\sim +85^\circ C$)

| Symbol | Parameter | Test conditions | Limits | | | | | | Unit |
|-----------|---|-----------------------|-------------|------|-----|-----|-----------|-----|------|
| | | | $V_{CC}(V)$ | 25°C | | | -40~+85°C | | |
| | | | | Min | Typ | Max | Min | Max | |
| f_{max} | Maximum clock frequency | | 2.0 | 5 | | | 4 | | MHz |
| | | | 4.5 | 27 | | | 21 | | |
| | | | 6.0 | 31 | | | 24 | | |
| t_{TLH} | Low-level to high-level and high-level to low-level | | 2.0 | | | 75 | | 95 | ns |
| | | | 4.5 | | | 15 | | 19 | |
| | | | 6.0 | | | 13 | | 16 | |
| t_{THL} | output transition time | | 2.0 | | | 75 | | 95 | ns |
| | | | 4.5 | | | 15 | | 19 | |
| | | | 6.0 | | | 13 | | 16 | |
| t_{PLH} | Low-level to high-level and high-level to low-level | | 2.0 | | | 150 | | 180 | ns |
| | | | 4.5 | | | 30 | | 36 | |
| | | | 6.0 | | | 26 | | 32 | |
| t_{PHL} | output propagation time (CK - Q, Q) | $C_L = 50pF$ (Note 3) | 2.0 | | | 150 | | 180 | ns |
| | | | 4.5 | | | 30 | | 36 | |
| | | | 6.0 | | | 26 | | 32 | |
| t_{PLH} | Low-level to high-level and high-level to low-level | | 2.0 | | | 190 | | 230 | ns |
| | | | 4.5 | | | 38 | | 46 | |
| | | | 6.0 | | | 33 | | 40 | |
| t_{PHL} | output propagation time ($R_D - Q, \bar{Q}$) | | 2.0 | | | 190 | | 230 | ns |
| | | | 4.5 | | | 38 | | 46 | |
| | | | 6.0 | | | 33 | | 40 | |
| t_{PLH} | Low-level to high-level and high-level to low-level | | 2.0 | | | 190 | | 230 | ns |
| | | | 4.5 | | | 38 | | 46 | |
| | | | 6.0 | | | 33 | | 40 | |
| t_{PHL} | output propagation time ($S_D - Q, \bar{Q}$) | | 2.0 | | | 190 | | 230 | ns |
| | | | 4.5 | | | 38 | | 46 | |
| | | | 6.0 | | | 33 | | 40 | |
| C_i | Input capacitance | | | | | | 10 | pF | |
| C_{PD} | Power dissipation capacitance (Note 2) | | | 86 | | | | pF | |

Note 2 : C_{PD} is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip flop)

The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

TIMING REQUIREMENTS ($V_{CC} = 2\sim 6V$, $T_A = -40\sim +85^\circ C$)

| Symbol | Parameter | Test conditions | Limits | | | | | | Unit |
|-----------|--|-----------------|-------------|------|-----|-----|-----------|-----|------|
| | | | $V_{CC}(V)$ | 25°C | | | -40~+85°C | | |
| | | | | Min | Typ | Max | Min | Max | |
| t_w | CK, S_D , R_D pulse width | | 2.0 | 80 | | | 101 | | ns |
| | | | 4.5 | 16 | | | 20 | | |
| | | | 6.0 | 14 | | | 17 | | |
| t_{su} | J, K setup time with respect to CK | | 2.0 | 100 | | | 125 | | ns |
| | | | 4.5 | 20 | | | 25 | | |
| | | | 6.0 | 17 | | | 21 | | |
| t_h | J, K hold time with respect to CK | | 2.0 | 0 | | | 0 | | ns |
| | | | 4.5 | 0 | | | 0 | | |
| | | | 6.0 | 0 | | | 0 | | |
| t_{rec} | S_D , R_D recovery time with respect to CK | | 2.0 | 100 | | | 125 | | ns |
| | | | 4.5 | 20 | | | 25 | | |
| | | | 6.0 | 17 | | | 21 | | |

DUAL J-K FLIP-FLOP WITH SET AND RESET

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%): $t_r = 6\text{ns}$, $t_f = 6\text{ns}$
- (2) The capacitance C_L includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM

