
# 5800 AND 5801

### BiMOS II LATCHED DRIVERS



Dwg. PP-014A

Note the UCN5800A (DIP) and the UCN5800L (SOIC) are electrically identical and share a common terminal number assignment.

# ABSOLUTE MAXIMUM RATINGS at +25°C Free-Air Temperature

Output Voltage, V <sub>CE</sub> 50 V
Supply Voltage, V <sub>DD</sub>
Input Voltage Range,
$V_{IN}$ 0.3 V to $V_{DD}$ + 0.3 V
Continuous Collector Current,
l <sub>C</sub> 500 mA
Package Power Dissipation,
P <sub>D</sub> See Graph
Operating Temperature Range,
T <sub>A</sub> 20°C to +85°C
Storage Temperature Range,
T <sub>S</sub> 55°C to +150°C

Caution: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.

The UCN5800A/L and UCN5801A/EP/LW latched-input BiMOS ICs merge high-current, high-voltage outputs with CMOS logic. The CMOS input section consists of 4 or 8 data ('D' type) latches with associated common CLEAR, STROBE, and OUTPUT ENABLE circuitry. The power outputs are bipolar npn Darlingtons. This merged technology provides versatile, flexible interface. These BiMOS power interface ICs greatly benefit the simplification of computer or microprocessor I/O. The UCN5800A and UCN5800L each contain four latched drivers; the UCN5801A, UCN5801EP, and UCN5801LW contain eight latched drivers.

The UCN5800A/L and UCN5801A/EP/LW supersede the original BiMOS latched-input driver ICs (UCN4400A and UCN4801A). These second-generation devices are capable of much higher data input rates and will typically operate at better than 5 MHz with a 5 V logic supply. Circuit operation at 12 V affords substantial improvement over the 5 MHz figure.

The CMOS inputs are compatible with standard CMOS and NMOS circuits. TTL circuits may mandate the addition of input pull-up resistors. The bipolar Darlington outputs are suitable for directly driving many peripheral/power loads: relays, lamps, solenoids, small dc motors, etc.

All devices have open-collector outputs and integral diodes for inductive load transient suppression. The output transistors are capable of sinking 500 mA and will withstand at least 50 V in the OFF state. Because of limitations on package power dissipation, the simultaneous operation of all drivers at maximum rated current can only be accomplished by a reduction in duty cycle. Outputs may be paralleled for higher load current capability.


The UCN5800A is furnished in a standard 14-pin DIP; the UCN5800L and UCN5801LW in surface-mountable SOICs; the UCN5801A in a 22-pin DIP with 0.400" (10.16 mm) row centers; the UCN5801EP in a 28-lead PLCC.

#### **FEATURES**


- To 4.4 MHz Data Input Rate
- High-Voltage,
  - **High-Current Outputs**
- CMOS, NMOS, TTL Compatible Inputs
- Output Transient Protection
- Internal Pull-Down Resistors
- Low-Power CMOS Latches
- Automotive Capable

Always order by complete part number, e.g., | UCN5801EP |.






#### TYPICAL INPUT CIRCUIT



Dwg. EP-010-4A








# ELECTRICAL CHARACTERISTICS at $T_A$ = +25°C, $V_{DD}$ = 5 V (unless otherwise noted).


			Limits			
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Output Leakage Current	I <sub>CEX</sub>	$V_{CE} = 50 \text{ V}, T_{A} = +25^{\circ}\text{C}$	_	_	50	μΑ
		V <sub>CE</sub> = 50 V, T <sub>A</sub> = +70°C	_	_	100	μΑ
Collector-Emitter	V <sub>CE</sub> (SAT)	I <sub>C</sub> = 100 mA	_	0.9	1.1	V
Saturation Voltage		I <sub>C</sub> = 200 mA	_	1.1	1.3	V
		$I_C = 350 \text{ mA}, V_{DD} = 7.0 \text{ V}$	_	1.3	1.6	V
Input Voltage	V <sub>IN(0)</sub>		_	_	1.0	V
	V <sub>IN(1)</sub>	V <sub>DD</sub> = 12 V	10.5	_	_	V
		V <sub>DD</sub> = 10 V	8.5	_	_	V
		V <sub>DD</sub> = 5.0 V (See Note)	3.5	_	_	V
Input Resistance	r <sub>IN</sub>	V <sub>DD</sub> = 12 V	50	200	_	kΩ
		V <sub>DD</sub> = 10 V	50	300	_	kΩ
		V <sub>DD</sub> = 5.0 V	50	600	_	kΩ
Supply Current	I <sub>DD(ON)</sub> (Each Stage)	V <sub>DD</sub> = 12 V, Outputs Open	_	1.0	2.0	mA
		V <sub>DD</sub> = 10 V, Outputs Open	_	0.9	1.7	mA
		V <sub>DD</sub> = 5.0 V, Outputs Open	_	0.7	1.0	mA
	I <sub>DD(OFF)</sub> (Total)	V <sub>DD</sub> = 12 V, Outputs Open, Inputs = 0 V	_	_	200	μА
		$V_{DD} = 5.0 \text{ V}$ , Outputs Open, Inputs = 0 V	_	50	100	μА
Clamp Diode	I <sub>R</sub>	$V_R = 50 \text{ V}, T_A = +25^{\circ}\text{C}$	_	_	50	μА
Leakage Current		V <sub>R</sub> = 50 V, T <sub>A</sub> = +70°C	_	_	100	μА
Clamp Diode Forward Voltage	V <sub>F</sub>	I <sub>F</sub> = 350 mA	_	1.7	2.0	V

NOTE: Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to ensure a minimum logic "1".

#### **UCN5801EP**

(additional pinout diagrams are on next page)






# 

#### **TIMING CONDITIONS**

(Logic Levels are V<sub>DD</sub> and Ground)



# 


E. Minimum Time Between Strobe Activation and

# 

G. Minimum Data Pulse Width ......225 ns

Information present at an input is transferred to its latch when the STROBE is high. A high CLEAR input will set all latches to the output OFF condition regardless of the data or STROBE input levels. A high OUTPUT ENABLE will set all outputs to the OFF condition, regardless of any other input conditions. When the OUTPUT ENABLE is low, the outputs depend on the state of their respective latches.

#### **UCN5801LW**



#### TRUTH TABLE

			OUTPUT	οι	JT <sub>N</sub>
IN <sub>N</sub>	STROBE	CLEAR	ENABLE	t-1	t
0	1	0	0	Х	OFF
1	1	0	0	Χ	ON
Χ	Χ	1	Χ	Χ	OFF
Χ	Χ	Χ	1	Χ	OFF
Χ	0	0	0	ON	ON
Х	0	0	0	OFF	OFF


X = irrelevant.

t-1 = previous output state.

t = present output state.




# TYPICAL APPLICATION UNIPOLAR STEPPER-MOTOR DRIVE



Dwg. No. B-1537

#### **UNIPOLAR WAVE DRIVE**

#### **UNIPOLAR 2-PHASE DRIVE**





Dwg. GP-060 Dwg. GP-060-1

# $5800\,\mathrm{AND}\,5801$ **BiMOS II** LATCHED DRIVERS

#### **UCN5800A**


Dimensions in Inches (controlling dimensions)






Dwg. MA-001-14A in

#### **Dimensions in Millimeters** (for reference only)





Dwg. MA-001-14A mm


- NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.
  2. Lead spacing tolerance is non-cumulative.


  - 3. Lead thickness is measured at seating plane or below.




#### **UCN5800L**

Dimensions in Inches (for reference only)










Dwg. MA-007-14 in

# Dimensions in Millimeters (controlling dimensions)







Dwg. MA-007-14A mm


NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.


Lead spacing tolerance is non-cumulative.

## $5800\,\mathrm{AND}\,5801$ **BiMOS II** LATCHED DRIVERS

#### **UCN5801A**


Dimensions in Inches (controlling dimensions)






Dwg. MA-002-22 in

#### **Dimensions in Millimeters** (for reference only)





Dwg. MA-002-22 mm


- NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.
  2. Lead spacing tolerance is non-cumulative.

  - 3. Lead thickness is measured at seating plane or below.




#### **UCN5801EP**

Dimensions in Inches (controlling dimensions)



# Dimensions in Millimeters (for reference only)



NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

2. Lead spacing tolerance is non-cumulative.

#### **UCN5801LW** Dimensions in Inches (for reference only) **∍**J**₄** 0.0125 0.0091 0.419 0.2992 0.2914 0.394 0.050 0.016 2 3 0.020 0.050 0° TO 8° **↓** 0.013 0.6141 BSC 0.5985 0.0926 0.1043 Dwg. MA-008-24A in 0.0040 MIN. Dimensions in Millimeters (controlling dimensions) 0.32 0.23 10.65 7.60 7.40 10.00 1.27 0.40 Н 1 2 0.51 3 1.27 0° то 8° 0.33 15.60 BSC 15.20

NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.
2. Lead spacing tolerance is non-cumulative.

0.10 MIN.



Dwg. MA-008-24A mm



This page intentionally left blank

# POWER INTERFACE DRIVERS

Function	Output l	Ratings*	Part Number <sup>†</sup>				
SERIAL-INPUT LATCHED DRIVERS							
8-Bit (saturated drivers)	-120 mA	50 V‡	5895				
8-Bit	350 mA	50 V	5821				
8-Bit	350 mA	80 V	5822				
8-Bit	350 mA	50 V‡	5841				
8-Bit	350 mA	80 V‡	5842				
8-Bit (constant-current LED driver)	75 mA	17 V	6275				
8-Bit (constant-current LED driver)	120 mA	24 V	6277				
8-Bit (DMOS drivers)	250 mA	50 V	6595				
8-Bit (DMOS drivers)	350 mA	50 V‡	6A595				
8-Bit (DMOS drivers)	100 mA	50 V	6B595				
10-Bit (active pull-downs)	-25 mA	60 V	6810				
12-Bit (active pull-downs)	-25 mA	60 V	5811				
16-Bit (constant-current LED driver)	75 mA	17 V	6276				
20-Bit (active pull-downs)	-25 mA	60 V	6812				
32-Bit (active pull-downs)	-25 mA	60 V	6818				
32-Bit	100 mA	30 V	5833				
32-Bit (saturated drivers)	100 mA	40 V	5832				
PARALLE	EL-INPUT LATCHED	DRIVERS	•				
4-Bit	350 mA	50 V‡	5800				
8-Bit	-25 mA	60 V	5815				
8-Bit	350 mA	50 V‡	5801				
8-Bit (DMOS drivers)	100 mA	50 V	6B273				
8-Bit (DMOS drivers)	250 mA	50 V	6273				
SPECIAL-PURPOSE DEVICES							
Addressable 8-Bit Decoder/DMOS Driver	250 mA	50 V	6259				
Addressable 8-Bit Decoder/DMOS Driver	350 mA	50 V‡	6A259				
Addressable 8-Bit Decoder/DMOS Driver	100 mA	50 V	6B259				
Addressable 28-Line Decoder/Driver	450 mA	30 V	6817				

<sup>\*</sup> Current is maximum specified test condition, voltage is maximum rating. See specification for sustaining voltage limits. Negative current is defined as coming out of (sourcing) the output.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products. The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.



<sup>†</sup> Complete part number includes additional characters to indicate operating temperature range and package style.

<sup>‡</sup> Internal transient-suppression diodes included for inductive-load protection.