

# **VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO) (10 MHz TO 1.4 GHz)**

## **Features**

- Available with any-rate output frequencies from 10 MHz to 945 MHz and selected frequencies to 1.4 GHz
- Industry-standard 7x5 mm package
- Available CMOS, LVPECL, & CML outputs
- 3x better frequency stability than SAW based oscillators
- 3rd generation DSPLL® with superior jitter performance
- Internal fixed crystal frequency ensures high reliability and low aging
- Lead-free/RoHS-compliant


## **Applications**

- SONET / SDH
- xDSL
- 10 GbE LAN / WAN
- Low-jitter clock generation
- Optical modules
- Clock and data recovery

## **Description**

The Si550 VCXO utilizes Silicon Laboratories' advanced DSPLL® circuitry to provide a low-jitter clock at high frequencies. The Si550 is available with any-rate output frequency from 10 to 945 MHz and selected frequencies to 1400 MHz. Unlike a traditional VCXO, the crystal frequency inside the Si550 is fixed for a wide range of output frequencies. The control voltage is digitized and used as a numerical input to the DSPLL clock synthesis engine. This IC-based approach eliminates the varactor and its associated noise and non-linear performance drawbacks, allowing the crystal resonator to be optimized for superior frequency stability, reliability, and mechanical integrity. In addition, DSPLL clock synthesis provides superior supply noise rejection, simplifying the task of generating low-jitter clocks in noisy environments typically found in communication systems. The Si550 IC-based VCXO is factory configurable for a wide variety of user specifications including frequency, supply voltage, output, and tuning slope. Specific configurations are factory programmed into the Si550 at time of shipment, thereby eliminating the long lead times associated with custom oscillators.

## **Functional Block Diagram**



## **Ordering Information:**

See page 7.

## 1. Electrical Specifications

**Table 1. Si550 Electrical Specifications**

Parameter	Min	Typ	Max	Units	Notes
<b>Frequency</b>					
Nominal Frequency LVDS/CML/LVPECL CMOS	10 10	— —	945 160	MHz	Specified at time of order by P/N. Also available in frequencies from 970 to 1134 MHz and 1213 to 1417 MHz.
Initial Accuracy	-1.5	—	+1.5	ppm	Measured at +25 °C at time of shipping and $V_C = V_{DD}/2$ .
Temperature Stability	-20 -50 -100	— — —	+20 +50 +100	ppm	Selectable option by P/N. See Section 4. "Ordering Information" on page 7. Measured at $V_C = V_{DD}/2$ .
Linearity BSL Incremental	-5 -10	±1 ±5	+5 +10	%	BSL determined from deviation from best straight line fit with $V_C$ ranging from 10 to 90% of $V_{DD}$ . Incremental slope determined with $V_C$ ranging from 10 to 90% of $V_{DD}$ .
Tuning Slope (kV) from 10 to 90% of $V_{DD}$	— — —	180 90 45	— — —	ppm/V	Positive slope; selectable option by part number. See Section 4. "Ordering Information" on page 7.
Modulation Bandwidth	—	10	—	kHz	
$V_C$ Input Impedance	500	—	—	kΩ	
Absolute Pull Range (APR)	—	See Notes	—	—	See Section 4. "Ordering Information" on page 7.
Aging	—	—	±10	ppm	Projected frequency drift over 15 year life.
<b>Outputs</b>					
Symmetry	45	—	55	%	Measured at: LVPECL: $V_{DD} - 1.3$ V (differential) LVDS: 1.25 V (differential) CMOS: $V_{DD}/2$
RMS Jitter for $F_{OUT} \geq 500$ MHz $K_v = 180$ ppm/V 12 kHz to 20 MHz 50 kHz to 80 MHz	— —	0.42 0.34	— —	ps	$F_{OUT} \geq 500$ MHz Differential Modes: LVPECL/LVDS/CML
$K_v = 45, 90$ ppm/V 12 kHz to 20 MHz 50 kHz to 80 MHz	— —	0.28 0.31	— —		

Table 1. Si550 Electrical Specifications (Continued)

Parameter	Min	Typ	Max	Units	Notes
RMS Jitter for $F_{OUT}$ of 125 to 500 MHz 12 kHz to 20 MHz 50 kHz to 80 MHz	— — —	0.61 0.52	— —	ps	$125 < F_{OUT} < 500$ MHz Differential Modes: LVPECL/LVDS/CML
Period Jitter for $F_{OUT} \leq 160$ MHz Peak-to-Peak RMS	— —	7 2	— —	ps	Any output $N = 1000$ cycles
LVPECL Output Option mid-level swing (diff) swing (single-ended)	$V_{DD} - 1.42$ 1.1 0.5	— — —	$V_{DD} - 1.25$ 1.9 0.93	V $V_{PP}$ $V_{PP}$	$50 \Omega$ to $V_{DD} - 2.0$ V
LVDS Output Option mid-level swing (diff)	1.125 0.5	1.2 0.7	1.275 0.9	V $V_{PP}$	$R_{term} = 100 \Omega$ (differential)
CML Output Option mid-level swing	— 0.35	$V_{DD} - 0.36$ 0.425	— 0.5	V $V_{PP}$	$R_{term} = 100 \Omega$ (differential)
CMOS Output Option $V_{OH}$ $V_{OL}$	$0.8 \times V_{DD}$ —	— —	$V_{DD}$ 0.4	V	$C_L = 15 \text{ pF}$
Rise/Fall time (20%/80%)	— —	— 1	350 —	ps ns	CML/LVPECL/LVDS CMOS with $CL = 15 \text{ pF}$
<b>Inputs</b>					
Supply Voltage ( $V_{DD}$ ) 3.3 V option 2.5 V option 1.8 V option	2.97 2.25 1.71	3.3 2.5 1.8	3.63 2.75 1.89	V	Optional parameter specified by P/N
Supply Current Output enabled TriState mode	— —	90 60	— —	mA	
Control Voltage ( $V_C$ )	0		$V_{DD}$	V	Tuning range for control voltage
Output Enable $V_{IH}$ $V_{IL}$	$0.75 \times V_{DD}$ —	— —	— 0.5	V	

**Table 2. Absolute Maximum Ratings**

Parameter	Symbol	Rating	Units
Supply Voltage ( $V_{DD}$ )	$V_{DD}$	-0.5 to +3.8	Volts
Storage Temperature	$T_S$	-55 to +125	°C

**Table 3. Environmental Conditions**


Parameter	Conditions/ Test Method
Operating Temperature	-40 to +85 °C
Mechanical Shock	MIL-STD-883F, Method 2002.3 B
Mechanical Vibration	MIL-STD-883F, Method 2007.3 A
Solderability	MIL-STD-883F, Method 203.8
Gross & Fine Leak	MIL-STD-883F, Method 1014.7
Resistance to Solvents	MIL-STD-883F, Method 2016

**Table 4. Pinout**

Pin	Symbol	Function
1	$V_C$	Control Voltage
2	OE	Tri-state Output Enable Disabled = logic "0" Enable = logic "1"
3	GND	Electrical and Case Ground
4	CLK+	Oscillator Output
5	CLK- (N/A for CMOS)	Complementary Output (N/C for CMOS)
6	$V_{DD}$	Power Supply Voltage

## 2. Outline Diagram and Suggested Pad Layout

Figure 1 illustrates the package details for the Si550. Table 5 lists the values for the dimensions shown in the illustration.



**Figure 1. Si550 Outline Diagram**

**Table 5. Package Diagram Dimensions (mm)**

Dimension	Min	Nom	Max
A	1.45	1.65	1.85
b	1.2	1.4	1.6
c	0.60 TYP.		
D	7.00 BSC.		
D1	6.10	6.2	6.30
e	2.54 BSC.		
E	5.00 BSC.		
E1	4.30	4.40	4.50
L	1.07	1.27	1.47
S	1.815 BSC.		
R	0.7 REF.		
aaa	—	—	0.15
bbb	—	—	0.15
ccc	—	—	0.10
ddd	—	—	0.10

### 3. 6-Pin PCB Land Pattern

Figure 2 illustrates the 6-pin PCB land pattern for the Si550. Table 6 lists the values for the dimensions shown in the illustration.




Figure 2. Si530 PCB Land Pattern

Table 6. PCB Land Pattern Dimensions (mm)

Dimension	Min	Max
D2	5.08 REF	—
e	2.54 BSC	—
E2	4.15 REF	—
GD	0.84	—
GE	2.00	—
VD	8.20 REF	—
VE	7.30 REF	—
X	1.70 TYP	—
Y	2.15 REF	—
ZD	—	6.78
ZE	—	6.30


**Notes:**

1. Dimensioning and tolerancing per the ANSI Y14.5M-1994 specification.
2. Land pattern design based on IPC-7351 guidelines.
3. All dimensions shown are at maximum material condition (MMC).
4. Controlling dimension is in millimeters (mm).

## 4. Ordering Information

The Si550 was designed to support a variety of options including frequency, tuning slope, output format, and V<sub>DD</sub>. Specific device configurations are programmed into the Si550 at time of shipment. Configurations can be specified using the Part Number Configuration chart shown below. The Si550 VCXO series is supplied in an industry-standard 6-pad, 7x5 mm package.

Part numbers for the Si550 VCXO are determined by following configuration tables. Silicon Labs provides a Windows-based part number configuration tool to simplify this process. Refer to [www.silabs.com/VCXO](http://www.silabs.com/VCXO) to access this tool and for further ordering instructions.



Example P/N: 550AA622M080AGR is a 7x5 VCXO in a 6 pad package. The frequency is 622.080 MHz, with a 3.3 V supply and LVPECL output. Stability is specified as  $\pm$  100 ppm and tuning slope is 180 ppm/V. The part is specified for -40 to +85 °C operation and will be shipped in tape and reel format.

## CONTACT INFORMATION

### Silicon Laboratories Inc.

4635 Boston Lane  
Austin, TX 78735  
Tel: 1+(512) 416-8500  
Fax: 1+(512) 416-9669  
Toll Free: 1+(877) 444-3032  
Email: VCXOinfo@silabs.com  
Internet: www.silabs.com

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, and DSPLL are trademarks of Silicon Laboratories Inc.  
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.