## HCF40105B

FIFO REGISTER

- INDEPENDENT ASYNCHRONOUS INPUTS AND OUTPUTS
- 3-STATE OUTPUTS
- EXPANDABLE IN EITHER DIRECTION
- STATUS INDICATORS ON INPUT AND OUTPUT
- RESET CAPABILITY
- STANDARDIZED, SYMMETRICAL OUTPUT CHARACTERISTICS
- QUIESCENT CURRENT SPECIF. UP TO 20V
- 5V, 10V AND 15V PARAMETRIC RATINGS
- INPUT LEAKAGE CURRENT $\mathrm{I}_{\mathrm{I}}=100 \mathrm{nA}(\mathrm{MAX}) A T \mathrm{~V}_{\mathrm{DD}}=18 \mathrm{~V} \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- $100 \%$ TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC JESD13B " STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES"


## DESCRIPTION

HCF40105B is a monolithic integrated circuit fabricated in Metal Oxide Semiconducto technology available in DIP packages.
HCF40105B is a low power first-in-first-oui (FIFO) "elastic" storage register that can s"ore 164-bit words. It is capable of handling ind t anu output data at different shifting rates. Thi: ffaiure makes it particularly useful as a buffer between asynchronous systems. F-as,h vord position in the register is clocked iy a sontrol flip-flop, which stores a marker bit. "1" signifies that the position's data is filled enn' " 0 ' denotes a vacancy in that


ORDER CODES

| PACKAGE | TUBE | T\&R |
| :---: | :---: | :---: |
| DIP | HCF40105BEY |  |

position. The control flip-flc $\boldsymbol{D}^{\prime}$ 'erects the state of the preceding flip-fln $n$ an $d$;ommunicates its own status to the succerexing flip-flop. When a control flip flop is in th. " 0 state and sees a "1" in the preceding flirr-"', it generates a clock pulse that transfer: siotá from the preceding four data latches nio its own four data latches and resets the preceding flip-flop to "0". The first and last \%ontrol flip-flops have buffered outputs. Since all empty locations "bubble" automatically to the input end, and all valid data ripples through to the output end, the status of the first control flip-flop (DATA-IN READY) indicates if the FIFO is full, and the status of the last flip-flop (DATA-OUT READY) indicates if the FIFO contains data. As the earliest data is removed from the bottom of the data stack (the output and), all data entered later will automatically propagate (ripple) toward the output.

## PIN CONIJECTION



HCF40105B

INPUT EQUIVALENT CIRCUIT


PIN DESCRIPTION

| PIN No | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 1 | 3-STATE <br> CONTROL | 3-State Control |
| 2 | DIR | Data-In Ready |
| 3 | SI | Shift In |
| 15 | SO | Shift Out |
| 14 | DOR | Data-Out Ready |
| $4,5,6,7$ | D0 to D3 | Input Buffers |
| $13,12,11$, <br> 10 | Q0 to Q3 | Output Buffers |
| 9 | MR | Master Reset |
| 8 | VSS | Negative Supply Voltage |
| 16 | VDD | Positive Supply Voltage |

## FUNCTIONAL DIAGRAM



TRUTH TABLE


X: Don't Care
Clock connected to Clock input
Synchronous Operation : changes occur on negative to positive clock transitions.

## LOGIC DIAGRAM



TIMING CHART


HCF40105B

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage | -0.5 to +22 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | DC Input Voltage | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{I}}$ | DC Input Current | $\pm 10$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation per Package | 200 | mW |
|  | Power Dissipation per Output Transistor | 100 | mW |
| $\mathrm{~T}_{\mathrm{op}}$ | Operating Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{stg}}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.
All voltage values are referred to $\mathrm{V}_{\mathrm{SS}}$ pin voltage.

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage | 3 to 20 | V |
| $\mathrm{~V}_{1}$ | Input Voltage | 0 to $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{T}_{\mathrm{op}}$ | Operating Temperature | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |

## DC SPECIFICATIONS

| Symbol | Parameter | Test Condition |  |  |  | Value |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} V_{1} \\ (V) \end{gathered}$ | $v_{0}$ <br> (V) | $\begin{gathered} \\| \mathrm{ll} \mid \\ (\mu \mathrm{A}) \end{gathered}$ | $V_{D D}$ <br> (V) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -40 to $85^{\circ} \mathrm{C}$ |  | -55 to $125^{\circ} \mathrm{C}$ |  |  |
|  |  |  |  |  |  | Min. | Typ. | Max. | Min. | Max. | Min. | Max. |  |
| $I_{L}$ | Quiescent Current | 0/5 |  |  | 5 |  | 0.04 | 5 |  | 150 |  | 150 | $\mu \mathrm{A}$ |
|  |  | 0/10 |  |  | 10 |  | 0.04 | 10 |  | 300 |  | 300 |  |
|  |  | 0/15 |  |  | 15 |  | 0.04 | 20 |  | 600 |  | 600 |  |
|  |  | 0/20 |  |  | 20 |  | 0.08 | 100 |  | 3000 |  | 3000 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | 0/5 |  | <1 | 5 | 4.95 |  |  | 4.95 |  | 4.95 |  | V |
|  |  | 0/10 |  | <1 | 10 | 9.95 |  |  | 9.95 |  | 9.95 |  |  |
|  |  | 0/15 |  | <1 | 15 | 14.95 |  |  | 14.95 |  | 14.95 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | 5/0 |  | <1 | 5 |  | 0.05 |  |  | 0.05 |  | 0.05 | V |
|  |  | 10/0 |  | <1 | 10 |  | 0.05 |  |  | 0.05 |  | 0.05 |  |
|  |  | 15/0 |  | <1 | 15 |  | 0.05 |  |  | 0.05 |  | 0.05 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 0.5/4.5 | <1 | 5 | 3.5 |  |  | 3.5 |  | 3.5 | $\checkmark$ | V |
|  |  |  | 1/9 | <1 | 10 | 7 |  |  | 7 |  | 7 | C |  |
|  |  |  | 1.5/13.5 | <1 | 15 | 11 |  |  | 11 |  | 11 | - |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low Level Input Voltage |  | 4.5/0.5 | <1 | 5 |  |  | 1.5 |  | 1.5 | - | 1.5 | V |
|  |  |  | 9/1 | <1 | 10 |  |  | 3 |  | 3 | - | 3 |  |
|  |  |  | 13.5/1.5 | <1 | 15 |  |  | 4 | a | 4 |  | 4 |  |
| $\mathrm{I}_{\mathrm{OH}}$ | Output Drive Current | 0/5 | 2.5 | <1 | 5 | -1.36 | -3.2 |  | -1.1 |  | -1.1 |  | mA |
|  |  | 0/5 | 4.6 | <1 | 5 | -0.44 | -1 | O | -0.36 |  | -0.36 |  |  |
|  |  | 0/10 | 9.5 | <1 | 10 | -1.1 | -2.6 |  | -0.9 |  | -0.9 |  |  |
|  |  | 0/15 | 13.5 | <1 | 15 | -3.0 | -6.8 | 1 | -2.4 |  | -2.4 |  |  |
| ${ }_{\text {IOL }}$ | Output Sink Current | 0/5 | 0.4 | <1 | 5 | 0.44 | 1 |  | 0.36 |  | 0.36 |  | mA |
|  |  | 0/10 | 0.5 | <1 | 10 | 1.1 | 2.6 |  | 0.9 |  | 0.9 |  |  |
|  |  | 0/15 | 1.5 | <1 | 15 | 3.0 | 6.8 |  | 2.4 |  | 2.4 |  |  |
| 1 | Input Leakage Current | 0/18 | Any Input |  | 18 |  | $\pm 10^{-5}$ | $\pm 0.1$ |  | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Input Capacitance |  | Any Inp | put |  |  | 5 | 7.5 |  |  |  |  | pF |

The Noise Margin for both " 1 " and " 0 " level is: 1 V min . with $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, 2 \mathrm{~V}$ min. with $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}, 2.5 \mathrm{~V}$ min. with $\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}$

## HCF40105B

DYNAMIC ELECTRICAL CHARACTERISTICS $\left(T_{a m b}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=200 \mathrm{~K} \Omega, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}\right)$

| Symbol | Parameter | Test Condition |  | Value (*) |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathrm{DD}}(\mathrm{V})$ |  | Min. | Typ. | Max. |  |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay Time Shift-out or Reset to Data out Ready | 5 |  |  | 185 | 370 | ns |
|  |  | 10 |  |  | 90 | 180 |  |
|  |  | 15 |  |  | 65 | 130 |  |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay Time Shift-in to Data-in Ready | 5 |  |  | 160 | 320 | ns |
|  |  | 10 |  |  | 65 | 130 |  |
|  |  | 15 |  |  | 45 | 90 |  |
| $\mathrm{t}_{\text {PZH }} \mathrm{t}_{\text {PLZ }}$ | Propagation Delay Time 3-State Control to Data-out | 5 |  |  | 140 | 280 | ns |
|  |  | 10 |  |  | 60 | 120 |  |
|  |  | 15 |  |  | 40 | 80 |  |
| $\mathrm{t}_{\text {PHZ }} \mathrm{t}_{\text {PLZ }}$ | Propagation Delay Time 3-State Control to data-out | 5 |  |  | 100 | 200 | ns |
|  |  | 10 |  |  | 50 | 100 |  |
|  |  | 15 |  |  | 40 | 80 |  |
| $\mathrm{t}_{\text {PLH }}$ | Ripple-trough Delay Input to Output | 5 |  |  | 2 | 4 | $\mu \mathrm{s}$ |
|  |  | 10 |  |  | 1 | 2 |  |
|  |  | 15 |  |  | 0.7 | 1.4 |  |
| ${ }_{\text {t }}{ }^{\text {LHL }} \mathrm{t}_{\text {TLH }}$ | Transition Time | 5 |  |  | 100 | 200 | ns |
|  |  | 10 |  | $\bigcirc$ | 50 | 100 |  |
|  |  | 15 | , | , | 40 | 80 |  |
| $\mathrm{f}_{1}$ | Shift-in or Shift-out Rate | 5 | - |  | 1.5 | 3 | MHz |
|  |  | 10 | + |  | 3 | 6 |  |
|  |  | 15 | \% |  | 4 | 8 |  |
| ${ }^{\text {tw }}$ | Shift-in Pulse Width | 5 |  | 200 | 100 |  | ns |
|  |  | 10 | , | 80 | 40 |  |  |
|  |  | 15 |  | 60 | 30 |  |  |
| $t_{\text {WL }}$ | Shift-out Pulse Width | 5 | $\bigcirc$ | 360 | 180 |  | ns |
|  |  | 10 |  | 160 | 80 |  |  |
|  |  | 15 |  | 100 | 50 |  |  |
| $\mathrm{t}_{\mathrm{r}}$ | Shift-in or Shift-out Rise Time | - 5 |  |  |  | 15 | $\mu \mathrm{s}$ |
|  |  | 10 |  |  |  | 15 |  |
|  |  | 15 |  |  |  | 15 |  |
| $\mathrm{t}_{\mathrm{f}}$ | Shift-in Fall Time | 5 |  |  |  | 15 | $\mu \mathrm{s}$ |
|  |  | 10 |  |  |  | 15 |  |
|  |  | 15 |  |  |  | 15 |  |
| $t_{f}$ | Shift-out Fall Time | 5 |  |  |  | 15 | $\mu \mathrm{s}$ |
|  |  | 10 |  |  |  | 5 |  |
|  |  | 15 |  |  |  | 5 |  |
| $\mathrm{t}_{\text {setup }}$ | Data Setup Time | 5 |  | 0 |  |  | ns |
|  |  | 10 |  | 0 |  |  |  |
|  |  | 15 |  | 0 |  |  |  |
| $t_{\text {hold }}$ | Data Hold Time | 5 |  | 350 | 175 |  | ns |
|  |  | 10 |  | 150 | 75 |  |  |
|  |  | 15 |  | 120 | 60 |  |  |
| $\mathrm{t}_{\mathrm{WL}}$ | Data-in Ready Pulse Width | 5 |  |  | 260 | 520 | ns |
|  |  | 10 |  |  | 100 | 120 |  |
|  |  | 15 |  |  | 70 | 140 |  |


| Symbol | Parameter |  | Test Condition | Value (*) |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathrm{DD}}$ (V) |  | Min. | Typ. | Max. |  |
| ${ }^{\text {twL }}$ | Data-out Ready Pulse Width | 5 |  |  | 220 | 440 | ns |
|  |  | 10 |  |  | 90 | 180 |  |
|  |  | 15 |  |  | 665 | 130 |  |
| ${ }^{\text {twH }}$ | Master Reset Pulse Width | 5 |  | 200 | 100 |  | ns |
|  |  | 10 |  | 90 | 45 |  |  |
|  |  | 15 |  | 60 | 30 |  |  |

TYPICAL APPLICATION: EXPANSION, 4 BIT-WIDE-BY-16 N-BITS LONG.


MASTER RESET pulse must be applied when cascading by 16 N bits

TYPICAL APPLICATION: EXPANSION, 8 BITS-WIDE-BY-16 N-BITS LONG.


## APPLICATION INFORMATION

## LOADING DATA

Data can be entered whenever the DATA-IN READY (DIR) flag is high by a low to high transition on the SHIFT-IN (SI) input. This input must go low momentarily before the next word is accepted by the FIFO. The DIR flag will go low momentarily until the data has been transferred to the second location. The flag will remain low when all 16 -word locations are filled with valid data, and further pulses on the SI input will be ignored until DIR goes high.

## UNLOADING DATA

As soon as the first word has rippled to the output, DATA-OUT READY (DOR) goes high, and data can be removed by a falling edge on the SO input. This falling edge causes the DOR signal to go low while the word on the output is dumped and the next word moves to the output. As long as valid data is available in the FIFO, the DOR signal will go high again signifying that the next word is ready at the output. When the FIFO is empty, DOR will remain low, and any further commands will be ignored until a "1" marker ripples down to the last control register, when DOR goes high. Unloading of data is inhibited while the 3 -state control input is high. The 3 -state control signal should not be shifted from high to low (data outputs turned on)
while the SHIFT-OUT is at logic " 0 ". This level change causes the first word to be shifted out (unloaded) immediately and the data to be lost.

## CASCADING

HCF40105B can be cascaded to form longer registers simply by connecting the DIR to SO and DOR to SI. In the cascaded mode, a MASTER RESET pulse must be applied after the supply voltage is turned on. For words wider than 4 -bits, the DIR and the DOR outputs must be gated together with AND gates. Their outputs drive the SI and SO inputs in parallel, if expanding is done in both directions.

## 3-STATE OUTPUTS

In order to facilitate data busing, 3 -state outputs are provided on the data output lines, while the load condition of the register can be detected by the state of the DOR output.

## MASTER RESET

A high on the MASTER RESET (MR) sets all the control logic marker bits to "0". DOR goes low and DIR goes high. The contents of the data register do not change, only declared invalid, and will be superseded when the first word is loaded.

## TEST CIRCUIT



| TEST | SWITCH |
| :--- | :---: |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Open |
| $\mathrm{t}_{\text {PZL }}, \mathrm{t}_{\text {PLZ }}$ | $\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{t}_{\text {PZH }}, \mathrm{t}_{\text {PHZ }}$ | $\mathrm{V}_{\mathrm{SS}}$ |

$\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ or equivalent (includes jig and probe capacitance)
$R_{L}=200 \mathrm{~K} \Omega$
$\mathrm{R}_{\mathrm{T}}=\mathrm{Z}_{\text {OUT }}$ of pulse generator (typically $50 \Omega$ )
WAVEFORM 1 : PROPAGATION DELAY TIMES (f=1MHz; 50\% duty cycle)


WAVEFORM 2 : OUTPUT ENABLE AND DISABLE TIME (f=1MHz; $50 \%$ duty cycle)


CS10200

WAVEFORM 3 : MINIMUM SETUP AND HOLD TIME ( $\mathrm{f}=1 \mathrm{MHz} ; 50 \%$ duty cycle)


Plastic DIP-16 (0.25) MECHANICAL DATA

| DIM. | mm. |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP | MAX. | MIN. | TYP. | MAX. |
| a1 | 0.51 |  |  | 0.020 |  |  |
| B | 0.77 |  | 1.65 | 0.030 |  | 0.065 |
| b |  | 0.5 |  |  | 0.020 |  |
| b1 |  | 0.25 |  |  | 0.010 |  |
| D |  |  | 20 |  | 0.335 |  |
| E |  | 2.54 |  |  | 0.100 |  |
| e |  | 17.78 |  |  |  |  |
| e3 |  |  | 7.1 |  |  | 0.787 |
| F |  |  | 5.3 |  | 0.130 |  |
| I |  |  |  |  |  | 0.201 |
| L |  |  | 1.27 |  |  | 0.050 |



P001C

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
© The ST logo is a registered trademark of STMicroelectronics
© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.
© http://www.st.com

