

# MITSUBISHI HIGH SPEED CMOS M74HC162P

## PRESETTABLE BCD COUNTER WITH SYNCHRONOUS RESET

### DESCRIPTION

The M74HC162 is a semiconductor integrated circuit consisting of a presettable synchronous BCD counter with synchronous reset input.

### FEATURES

- Synchronous reset and synchronous preset inputs
- Enable input and ripple carry output for cascade connection
- High-speed: (clock frequency) 45MHz typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$  (max) ( $V_{CC}=5\text{V}$ ,  $T_A=25^\circ\text{C}$ , quiescent state)
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_A=-40\sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

When the count pulse is applied to clock input CK, the number of count pulses will be output at outputs Q0 through Q3 synchronous with the count pulse in BCD code. Counting takes place when CK changes from low-level to high-level.

The preset functions synchronously with the count pulse. By supplying data to data inputs P0 through P3 and setting load input LOAD to low-level, when CK changes from low-level to high-level, the P0 through P3 signals will be output to Q0 through Q3, respectively, irrespective of enable inputs  $E_P$

### PIN CONFIGURATION (TOP VIEW)



Outline 16P4


and  $E_T$ . This permits presetting of the counter.

When values greater than 10 are preset, the count advances as shown in the State Transition Diagram.

The reset operates synchronously with the count pulse, and by setting reset input R to low-level, Q0 through Q3 will become low when CK changes from low-level to high-level.

The ripple carry output RCO will become high only when Q0 is high, Q1 is low, Q2 is low, Q3 is high, and  $E_T$  is high.  $E_P$ ,  $E_T$  and RCO are used in cascade connections of the counter in synchronous form when the counter is set up in a  $10^n$  arrangement. (See the Application Example.)

### LOGIC DIAGRAM




PRESETTABLE BCD COUNTER WITH SYNCHRONOUS RESET

FUNCTION TABLE (Note 1)


Inputs					Outputs				
R	LOAD	E <sub>T</sub>	E <sub>P</sub>	CK	Q0	Q1	Q2	Q3	RCO
L	X	X	X	↑	L	L	L	L	L
H	L	L	X	↑					L
H	L	H	X	↑	P0	P1	P2	P3	L*
H	H	H	H	↑	Count				L*
H	H	L	X	X	Count suppressed				L
H	H	H	L	X	Count suppressed				L*

Note 1 : ↑ : Change from low to high level  
 \* : RCO is normally low, but becomes high when Q0 is high, Q1 is low, Q2 is low, Q3 is high and E<sub>T</sub> is high. Accordingly, RCO=Q0 · Q1 · Q2 · Q3 · E<sub>T</sub>  
 X : Irrelevant

OPERATION TIMING DIAGRAM



STATE TRANSITION DIAGRAM



ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
I <sub>OK</sub>	Output parasitic diode current	V <sub>I</sub> > V <sub>CC</sub>	20	mA
		V <sub>O</sub> < 0V	-20	mA
I <sub>O</sub>	Output current, per output pin	V <sub>O</sub> > V <sub>CC</sub>	20	mA
			±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation		500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

PRESETTABLE BCD COUNTER WITH SYNCHRONOUS RESET

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min	Max	
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V I <sub>O</sub> = 20μA	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V I <sub>O</sub> = 20μA	2.0			0.5		0.5	
			4.5			1.35		1.35	V
			6.0			1.8		1.8	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9		
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		V
			I <sub>OH</sub> = -4.0mA	4.5	4.18		4.13		
			I <sub>OH</sub> = -5.2mA	6.0	5.68		5.63		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	V
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 5.2mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>max</sub>	Maximum clock frequency		30			MHz
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time				10	ns
t <sub>THL</sub>	Low-level to high-level and high-level to low-level output propagation time (CK - Q)	C <sub>L</sub> = 15pF (Note 3)			28	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (E <sub>T</sub> - RCO)				34	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CK - RCO)				26	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CK - RCO)				32	ns
t <sub>PHL</sub>	Low-level to high-level and high-level to low-level output propagation time (CK - RCO)				30	ns
t <sub>PHL</sub>	Low-level to high-level and high-level to low-level output propagation time (CK - RCO)				36	ns


**PRESETTABLE BCD COUNTER WITH SYNCHRONOUS RESET**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency		2.0	5					MHz
			4.5	27			21		
			6.0	32			25		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			170		214	ns
			4.5			34		43	
			6.0			29		36	
$t_{PHL}$	output propagation time (CK - Q)	$C_L = 50pF$ (Note 3)	2.0			205		258	ns
			4.5			41		52	
			6.0			35		44	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			160		202	ns
			4.5			32		40	
			6.0			27		34	
$t_{PHL}$	output propagation time (E <sub>T</sub> - RCO)		2.0			195		246	ns
			4.5			39		49	
			6.0			33		42	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	
$t_{PHL}$	output propagation time (CK - RCO)		2.0			215		271	ns
			4.5			43		54	
			6.0			37		46	
$C_i$	Input capacitance							10	pF
$C_{PD}$	Power dissipation capacitance (Note 2)			58					pF

Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.


**PRESETTABLE BCD COUNTER WITH SYNCHRONOUS RESET**

**TIMING REQUIREMENTS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_{W(CK)}$	Clock pulse width		2.0	80			101	ns	
			4.5	16			20		
			6.0	14			17		
$t_{SU(P)}$	P setup time with respect to CK		2.0	150			189	ns	
			4.5	30			38		
			6.0	26			32		
$t_{SU(LOAD)}$	LOAD setup time with respect to CK		2.0	135			170	ns	
			4.5	27			34		
			6.0	23			29		
$t_{SU(\bar{R})}$	$\bar{R}$ setup time with respect to CK		2.0	160			202	ns	
			4.5	32			40		
			6.0	27			34		
$t_{SU(E)}$	$E_T, E_P$ setup time with respect to CK		2.0	200			250	ns	
			4.5	40			50		
			6.0	34			43		
$t_{H(P)}$	P hold time with respect to CK		2.0	50			63	ns	
			4.5	10			13		
			6.0	9			11		
$t_{H(LOAD)}$	LOAD hold time with respect to CK		2.0	0			0	ns	
			4.5	0			0		
			6.0	0			0		
$t_{H(\bar{R})}$	$\bar{R}$ hold time with respect to CK		2.0	0			0	ns	
			4.5	0			0		
			6.0	0			0		
$t_{H(E)}$	$E_T, E_P$ hold time with respect to CK		2.0	0			0	ns	
			4.5	0			0		
			6.0	0			0		
$t_{REC(\bar{R})}$	$\bar{R}$ recovery time with respect to CK		2.0	125			158	ns	
			4.5	25			32		
			6.0	21			27		
$t_{REC(LOAD)}$	LOAD recovery time with respect to CK		2.0	125			158	ns	
			4.5	25			32		
			6.0	21			27		

PRESETTABLE BCD COUNTER WITH SYNCHRONOUS RESET


TIMING DIAGRAM



APPLICATION EXAMPLE

10<sup>n</sup> COUNTER USING CASCADE CONNECTION

• CONNECTIONS FOR LOW-SPEED APPLICATIONS



• CONNECTIONS FOR HIGH-SPEED APPLICATIONS

